



2122 #42
N-5-01

Parson 3-2-1-4

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Applicant(s): D.E. Parson et al.
Case: 3-2-1-4
Serial No.: 09/583,057
Filing Date: May 30, 2000
Group: 2763
Examiner: To Be Assigned

I hereby certify that this paper is being deposited on this date with the U.S. Postal Service as first class mail addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.

Signature: Amise A. Glaser Date: September 26, 2001

Title: Control Method and Apparatus for Testing of Multiple Processor Integrated Circuits and Other Digital Systems

TRANSMITTAL OF FORMAL DRAWINGS

Assistant Commissioner for Patents
Washington, D.C. 20231

Attention: Official Draftsperson

Sir:

RECEIVED

OCT 04 2001

Technology Center 2100

Applicants submit herewith five (5) sheets of formal drawings in the above-referenced application.

Respectfully submitted,


Joseph B. Ryan

Date: September 26, 2001

Joseph B. Ryan
Attorney for Applicant(s)
Reg. No. 37,922
Ryan, Mason & Lewis, LLP
90 Forest Avenue
Locust Valley, NY 11560
(516) 759-7517


1/5

FIG. 1




2/5

FIG. 2




3/5

FIG. 3



4/5

FIG. 3 cont.



5/5

FIG. 4

